Preferred Device

# Power MOSFET 12 Amps, 100 Volts

# P-Channel TO-220

This Power MOSFET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

### Features

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data I<sub>DSS</sub>, V<sub>DS(on)</sub>, V<sub>GS(th)</sub> and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Pb–Free Package is Available\*

### **MAXIMUM RATINGS** (T<sub>C</sub> = $25^{\circ}$ C unless otherwise noted)

| Rating  | Symbol                              | Value        | Unit       |  |  |
|---|-------------------------------------|--------------|------------|--|--|
| Drain-Source Voltage  | V <sub>DSS</sub>                    | 100          | Vdc        |  |  |
| Drain–Gate Voltage ( $R_{GS}$ = 1.0 M $\Omega$ )                                | V <sub>DGR</sub>                    | 100          | Vdc        |  |  |
| Gate–Source Voltage<br>– Continuous<br>– Non–repetitive ( $t_p \le 50 \ \mu$ s) | V <sub>GS</sub><br>V <sub>GSM</sub> | ±20<br>±40   | Vdc<br>Vpk |  |  |
| Drain Current – Continuous<br>– Pulsed  | I <sub>D</sub><br>I <sub>DM</sub>   | 12<br>28     | Adc        |  |  |
| Total Power Dissipation<br>Derate above 25°C                                    | PD                                  | 75<br>0.6    | W<br>W/∘C  |  |  |
| Operating and Storage Temperature Range   | T <sub>J</sub> , T <sub>stg</sub>   | -65 to 150   | °C         |  |  |
| Thermal Resistance<br>– Junction–to–Case<br>– Junction–to–Ambient               | $R_{	heta JC} \ R_{	heta JA}$       | 1.67<br>62.5 | °C/W       |  |  |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds  | ΤL                                  | 260          | °C         |  |  |


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.





## **ON Semiconductor®**

http://onsemi.com

# 12 AMPERES, 100 VOLTS R<sub>DS(on)</sub> = 300 mΩ







| Y  | = Year            |
|----|-------------------|
| WW | = Work Week       |
| G  | = Pb-Free Package |

#### **ORDERING INFORMATION**

| Device    | Package               | Shipping      |
|-----------|-----------------------|---------------|
| MTP12P10  | TO-220AB              | 50 Units/Rail |
| MTP12P10G | TO–220AB<br>(Pb–Free) | 50 Units/Rail |

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


Preferred devices are recommended choices for future use and best overall value.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

|   | Characteristic   | Symbol               | Min                         | Max        | Unit    |
|---|--|----------------------|-----------------------------|------------|---------|
| OFF CHARACTERISTICS   |  |                      | <b>·</b> ·                  |            |         |
| Drain–Source Breakdown Voltage ( $V_{GS}$ = 0, $I_D$ = 0.25 mA)   |  | V <sub>(BR)DSS</sub> | 100                         | -          | Vdc     |
| Zero Gate Voltage Drain Current<br>$(V_{DS} = Rated V_{DSS}, V_{GS} = 0)$<br>$(V_{DS} = Rated V_{DSS}, V_{GS} = 0, T_J = 125^{\circ}C)$ |  | I <sub>DSS</sub>     |                             | 10<br>100  | μAdc    |
| Gate-Body Leakage Current, Forward (V <sub>GSF</sub> = 20 Vdc, V <sub>DS</sub> = 0)   |  | I <sub>GSSF</sub>    | -                           | 100        | nAdc    |
| Gate-Body Leakage Current, Reverse (V <sub>GSR</sub> = 20 Vdc, V <sub>DS</sub> = 0)   |  | I <sub>GSSR</sub>    | -                           | 100        | nAdc    |
| ON CHARACTERISTICS (Note 1)   |  |                      |                             |            |         |
| Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 1.0$ mA)<br>T <sub>J</sub> = 100°C  |  | V <sub>GS(th)</sub>  | 2.0<br>1.5                  | 4.5<br>4.0 | Vdc     |
| Static Drain-Source On-Resistance   | $(V_{GS} = 10 \text{ Vdc}, I_D = 6.0 \text{ Adc})$   | R <sub>DS(on)</sub>  | -                           | 0.3        | Ω       |
| $      Drain-Source On-Voltage (V_{GS} = 10 V) \\ (I_D = 12 \text{ Adc}) \\ (I_D = 6.0 \text{ Adc}, T_J = 100^{\circ}\text{C}) $        |  | V <sub>DS(on)</sub>  |                             | 4.2<br>3.8 | Vdc     |
| Forward Transconductance ( $V_{DS} = 1$   | 5 V, I <sub>D</sub> = 6.0 A)   | 9 <sub>FS</sub>      | 2.0                         | -          | mhos    |
| DYNAMIC CHARACTERISTICS   |  |                      |                             |            | -       |
| Input Capacitance   |  | C <sub>iss</sub>     | -                           | 920        | pF      |
| Output Capacitance  | (V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz)<br>See Figure 10                              | C <sub>oss</sub>     | -                           | 575        | 1       |
| Reverse Transfer Capacitance  |  | C <sub>rss</sub>     | -                           | 200        |         |
| SWITCHING CHARACTERISTICS (   | Note 1) (T <sub>J</sub> = 100°C)   |                      |                             |            |         |
| Turn-On Delay Time  |  | t <sub>d(on)</sub>   | -                           | 50         | ns      |
| Rise Time   | $(V_{DD} = 25 \text{ V}, \text{ I}_{D} = 0.5 \text{ Rated I}_{D}, \text{ R}_{G} = 50 \Omega)$            | t <sub>r</sub>       | -                           | 150        | -       |
| Turn-Off Delay Time   | See Figures 12 and 13  | t <sub>d(off)</sub>  | -                           | 150        |         |
| Fall Time   |  | t <sub>f</sub>       | -                           | 150        |         |
| Total Gate Charge   |  | Qg                   | 33 (Тур)                    | 50         | nC      |
| Gate-Source Charge  | $(V_{DS} = 0.8 \text{ Rated } V_{DSS}, I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V})$<br>See Figure 11 | Q <sub>gs</sub>      | 16 (Тур)                    | _          | 1       |
| Gate-Drain Charge   |  | Q <sub>gd</sub>      | 17 (Тур)                    | _          |         |
| SOURCE-DRAIN DIODE CHARAC   | TERISTICS (Note 1)   |                      | ••                          |            | •       |
| Forward On–Voltage  |  | V <sub>SD</sub>      | 4.0 (Typ)                   | 5.5        | Vdc     |
| Forward Turn-On Time  | $(I_{S} = Rated I_{D}, V_{GS} = 0)$  | t <sub>on</sub>      | Limited by stray inductance |            | uctance |
| Reverse Recovery Time   | $(I_{\rm S} = Rated I_{\rm D}, V_{\rm GS} = 0)$  | t <sub>rr</sub>      | 300<br>(Typ)                | _          | ns      |
| INTERNAL PACKAGE INDUCTANO  | E (TO-204)   |                      |                             |            |         |
| Internal Drain Inductance, (Measured source pin and the center of the die)  | d from the contact screw on the header closer to the   | L <sub>d</sub>       | 5.0 (Тур)                   | -          | nH      |
| Internal Source Inductance<br>(Measured from the source pin, 0.25" from the package<br>to the source bond pad)                          |  | Ls                   | 12.5<br>(Typ)               | -          |         |
| INTERNAL PACKAGE INDUCTANC  | E (TO-220)   |                      |                             |            |         |
| Internal Drain Inductance<br>(Measured from the contact screw or<br>(Measured from the drain lead 0.25"                                 |  | L <sub>d</sub>       | 3.5 (Typ)<br>4.5 (Typ)      | -          | nH      |
| Internal Source Inductance<br>(Measured from the source lead 0.25" from package to source bond pad)                                     |  | Ls                   | 7.5 (Тур)                   | _          |         |

1. Pulse Test: Pulse Width  $\leq$  300  $\mu s,$  Duty Cycle  $\leq$  2%.

## **TYPICAL ELECTRICAL CHARACTERISTICS**



#### SAFE OPERATING AREA INFORMATION





Figure 7. Maximum Rated Forward Biased Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.



#### SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn–on and turn–off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$






Figure 9. Thermal Response



**RESISTIVE SWITCHING** 









Figure 13. Switching Waveforms

#### PACKAGE DIMENSIONS

TO-220 CASE 221A-09 ISSUE AB



Y14.5M, 1982. CONTROLLING DIMENSION: INCH. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED. INCHES MILLIMETERS DIM MIN MAX MIN MAX Α 0.570 0.620 14.48 15.75 В 0.380 0.405 9.66 10.28 C 0.160 0.190 4.07 4.82 D 0.025 0.035 0.64 0.88 F 0.142 0.147 3.61 3.73 **G** 0.095 0.105 2.42 2.66 H 0.110 0.155 2.80 3.93 J 0.018 0.025 K 0.500 0.562 0.46 0.64 12.70 14.27 0.045 0.060 L 1.15 1.52 N 0.190 0.210 Q 0.100 0.120 4.83 5.33 2.54 3.04 **R** 0.080 0.110 2.04 2.79 
 S
 0.020
 0.055

 T
 0.235
 0.255
0.508 1.39 5.97 6.47 U 0.000 0.050 0.00 1.27 V 0.045 1.15 Z 0.080 2.04 STYLE 5: PIN 1. GATE 2. DRAIN

DIMENSIONING AND TOLERANCING PER ANSI

3. SOURCE 4. DRAIN

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payes that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative